IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

Welcome **United States Patent and Trademark Office**



Help	FAQ	<u>Terms</u>	IEEE Peer Review

Quids Links

Welcome to IEEE Xplore®

- O- Home
- What Can I Access?
- O- Log-out

Tables of Contents

- Journals & Magazines
-)- Conference **Proceedings**
- Standards

Search

- O- By Author
- O- Basic
- Advanced

Member Services

- ()- Join IEEE
- O- Establish IEEE Web Account
- Access the **IEEE Member** Digital Library

Your search matched 80 of 1027552 documents.

A maximum of 500 results are displayed, 15 to a page, sorted by Relevance **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enteri new one in the text box.

(insert <or> inserting) <paragraph> (fault <or> faults



Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

Behavioral fault simulation of large mixed-signal UUTs using the Sa simulator

Majernik, D.; Siegel, C.; Somanchi, S.;

AUTOTESTCON '98. IEEE Systems Readiness Technology Conference., 1998 IEEE , 24-27 Aug. 1998

Pages:600 - 605

[Abstract] [PDF Full-Text (516 KB)] **IEEE CNF**

2 An approach to fast hierarchical fault simulation

Motohara, A.; Murakami, M.; Urano, M.; Masuda, Y.; Sugano, M.; Design Automation Conference, 1988. Proceedings., 25th ACM/IEEE, 12-15 J 1988

Pages: 698 - 703

[Abstract] [PDF Full-Text (444 KB)] **IEEE CNF**

3 Modeling and testing a critical fault-tolerant multi-process system Riter, R.;

Fault-Tolerant Computing, 1995. FTCS-25. Digest of Papers., Twenty-Fifth International Symposium on , 27-30 June 1995 Pages: 516 - 521

[Abstract] [PDF Full-Text (392 KB)] **IEEE CNF**

4 Simulati n as an aid t p wer supply diagn stics [f r F-15 plane]

Carmichael, N.; Camargo, C.; Harrison, T.; Gomez, R.;

AUTOTESTCON '95. 'Systems Readiness: Test Technology for the 21st Centur Conference Record , 8-10 Aug. 1995

Pages: 556 - 560

[Abstract] [PDF Full-Text (284 KB)] IEEE CNF

5 Weap n interface simulati n

Van Cleve, D.P.;

AUTOTESTCON '99. IEEE Systems Readiness Technology Conference, 1999.

IEEE, 30 Aug.-2 Sept. 1999

Pages: 593 - 597

[Abstract] [PDF Full-Text (260 KB)] IEEE CNF

6 Defining SRAM resistive defects and their simulation stimuli

van de Goor, A.J.; Simonse, J.E.;

Test Symposium, 1999. (ATS '99) Proceedings. Eighth Asian, 16-18 Nov. 199 Pages:33 - 40

[Abstract] [PDF Full-Text (256 KB)]

7 Simulation of a component-oriented voter library for dependable co applications

Latif-Shabgahi, G.; Bass, J.M.; Bennett, S.;

Euromicro Conference, 1998. Proceedings. 24th, Volume: 1, 25-27 Aug. 199 Pages:372 - 378 vol.1

[Abstract] [PDF Full-Text (524 KB)]

8 Hierarchical specification-driven analog fault modeling for efficient simulation and diagnosis

Voorakaranam, R.; Chakrabarti, S.; Hou, J.; Gomes, A.; Cherubal, S.; Chatte A.; Kao, W.;

Test Conference, 1997. Proceedings., International, 1-6 Nov. 1997. Pages:903 - 912

[Abstract] [PDF Full-Text (808 KB)] IEEE CNF

9 A fast algorithm to reduce 2-dimensional assignment problems t 1 dimensional assignment problems for FPGA-based fault simulation Sedaghat, R.;

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 Internationa Symposium on , Volume: 5 , 25-28 May 2003 Pages: V-213 - V-216 vol.5

[Abstract] [PDF Full-Text (408 KB)] **IEEE CNF**

10 Field test results for a multi-shot 12.47 kV fault current limiter

Engelman, N.; Schreurs, E.; Drugge, B.;

Power Delivery, IEEE Transactions on , Volume: 6 , Issue: 3 , July 1991

Pages:1081 - 1087

[PDF Full-Text (536 KB)] [Abstract] **IEEE JNL**

11 A practical runtime test meth df r parallel lattice-gas aut mata Squier, R.; Steiglitz, K.;

Application Specific Array Processors, 1990. Proceedings of the International Conference on , 5-7 Sept. 1990 $\,$

Pages:782 - 793

[Abstract] [PDF Full-Text (504 KB)] IEEE CNF

12 Experiences with concurrent fault simulation of diagnostic program Demba, S.; Ulrich, E.; Lentz, K.P.; Giramma, D.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on , Volume: 9 , Issue: 6 , June 1990

Pages:621 - 628

[Abstract] [PDF Full-Text (808 KB)] IEEE JNL

13 Defect-oriented dynamic fault models for embedded-SRAMs

Borri, S.; Hage-Hassan, M.; Girard, P.; Pravossoudovitch, S.; Virazel, A.; European Test Workshop, 2003. Proceedings. The Eighth IEEE , 25-28 May 20 Pages: 23 - 28

[Abstract] [PDF Full-Text (523 KB)] IEEE CNF

14 System design for test using a genetically based hierarchical ATPG system

O'Dare, M.J.; Arslan, T.; Systems Design for Testability, IEE Colloquium on , 26 Apr 1995 Pages: 9/1 - 9/5

[Abstract] [PDF Full-Text (288 KB)] IEE CNF

15 VHDL-based design and analysis of defect tolerant VLSI/WSI array architectures

Kuo, S.-Y.; Wang, K.;

Wafer Scale Integration, 1991. Proceedings., [3rd] International Conference on , 29-31 Jan. 1991

Pages:163 - 169

[Abstract] [PDF Full-Text (320 KB)] IEEE CNF

1 2 3 4 5 6 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved